半導体製造 (TinyTapeout)に 挑戦しよう! Sky130版

> Noritsuna Imamura noritsuna@ishi-kai.org



本日のメニュー

- ・半導体製造≒TinyTapeoutとは?
- TinyTapeoutの過去の作品例紹介
- TinyTapeoutでテープアウト(半導体製造)までの工程を体験 してみる

iny Tapeout 4 - From idea to chip design in minutes!

TipyTapeoutとは? デジタル・デザインを実際のチップ上で製造することを、 これまで以上に簡単かつ安価に実現する教育プロジェクトです! https://tinytapeout.com/

Tiny Tapeout 4 From idea to chip design in minutes!



デジタル・デザインとは?

Verilogで書くことも可能

LOGIC GATES



プロジェクト(サービス)内容

設計ツール(EDAツー ル)	仕様(Pin)	お値段	回数
・デジタル	・ I/O(デジタル)	• 半導体(区画 + Pin)	• リードタイム
・OpenLANE	・ Input 8pins	+ 基板(\$100) + 送料	• 約半年
アナログ回路設計	Output 8pinsIn/Out 8pins	・半導体(1区画ごと) ・1Tile(区画) = \$50	・およそ2~3か月に一 回
・xschem	• Reset	・ Pin(1ピンごと)	• Chiplgniteのペース
・シミュレーション	• Clock 10MHz	・ デジタル:無料	による
・ngspice	・ I/O(アナログ)	・アナログ	
・レイアウト	・ 8pins	・~4ピン=\$40	
• klayout		 5~8ピン=\$100 	

1区面 (ユーザエリア) は?

Shuttle Map

- 1区画:167um x 108um
 SkyWater130nmプロセス
 - TinyTapeout4は「350分割」
 - ChipIgniteのユーザエリア [3.2mm x 3.1mm]



で?どのくらいってこと???

• i4004の利用セル(ゲート)数:1071

- 空間的には半分しか使っていない
 2000セルくらいが限界か?
 - ピンが上部にしかない(次のページ参照)
 - AutoRouterがあまり頭良くない

Routing stats

Utilisation (%)	Wire length (um)
50.586 %	25442

Cell usage by Category

Category	Cells	Count
Fill	decap fill	1216
Misc	ebufn dlygate4sd3	268
Combo Logic	<u>o21ai a22oi a221oi a21o</u> a21oi	177
Flip Flops	dfrbp	158
NOR	nor3 nor2 nor2b nor4 xnor2	109
Buffer	<u>buf</u>	103
Multiplexer	mux2 mux4	99
NAND	nand2b nand2 nand3b nand3 nand4	95
Inverter	inv	45
AND	and3 and2 and4	10
OR	or2 or3 xor2	7

1071 total cells (excluding fill and tap cells)

i4004

使用率:50%

122 All and a start of the second and the first set if Constant and the second second هار العربية في المستع<mark>ر الإيراك من العربية العربية الم</mark>ارك في الم

PCBとは?

- プリント基板:これは初期モデル
 U1にところに作られたASICが載る
 - ユーザ用
 - 8 DIP switch inputs x 1
 - 6x2 Header Pins x 2(PMOD)
 - 7seg LED
 - システム用
 - 9 DIP switch x 1
 - IDセレクト用
 - 3x2 Header Pins x 1
 - Debug?
 - Type-C port
 - Power Supply





Web設計ツールは?

https://wokwi.com/proje cts/354858054593504257

Docs

Tiny Tapeout 5 Template 🧨 WOKWi SAVE A SHARE by urish README.md diagram.json Library Manager Simulation Description # Tiny Tapeout 5 Template Project 2 TinyTapeout is an educational project that makes it easier and cheaper 3 than ever to get your digital designs manufactured on a real chip. 4 5 Wokwi provides an easy way to create digital designs for Tiny Tapeout. 6 You create a design out of individual logic gates, and simulate them with Wokwi to observe the result. 8 9 When your design is ready, you can submit it for manufacturing on a 10 physical chip with Tiny Tapeout. 11 12 To learn more, follow the tutorial at https://tinytapeout.com/digital design/ 13 14 TNPLIT 15 Note: when creating your own project, please replace this text with information about your projects: what it does and how to use it. 16 17

Bidirectional I/O pins



Verilogで書くことも可能



- こちらにリンクがあります
 - <u>https://tinytapeout.com/digital_de</u> <u>sign/</u>
 - <u>https://tinytapeout.com/runs/</u>

Ħ



Tiny Tapeout > Digital Design Guide > Customisable Design - 7-Seg



Tiny Tapeout > Tiny Tapeouts > Tiny Tapeout 03 > 19 12-bit PDP8

This is a 12-bit basic PDP8 cpu - it doesn't have the extended arithmetic unit (so no multiply or divide). Included is an assembler (mostly for test). Bus interface is a 5-clock to get 12 bits of address and 12 bits of data though 8-bit interfaces. Address is 2 beats of 6 bits each, data is 3 beats of 4 bits each, I/O cycles have an extra beat

Ê

output bits	
76543210	
10АААААА	address hi
1 1 A A A A A A	address lo
0 1 1 I I 4 2 1	IO cycle intro
either	
0000	read data high nibble
0010	read data med nibble
0100	read data low nibble
or	
0001DDD	write data high nibble
0011DDD	write data med nibble
0 1 0 1 D D D	write data low nibble

Tiny Tapeout > Tiny Tapeouts > Tiny Tapeout 02 > 111 Wolf sheep cabbage riv...



How it works

Truth table with the game logic (hidden easter egg). The inputs are the positions of the farmer, wolf, goat and cabbage. The 7-segment display shows the status of the game (won or lost).





使ってみた感想

- 作業日数
 - •4日間:土日を2回
- 何を作るのか?
 - ポイント:カッコいいことは 考えない!
 - PCB無しもあるので、それを ダイソーのアクセサリー作成 キットでキーホルダーにす るってのもあり!
 - 製造することを楽しもう!

1, GitHubテンプレートをforkする

- Githubのテンプレート
 - Wokwi用
 - <u>https://github.com/TinyTapeout/ttsky-wokwi-template</u>
 - HDL(Verilog)用
 - <u>https://github.com/TinyTapeout/ttsky-verilog-template</u>

※このテンプレートは、TinyTapeoutのSkyの2025年9月のシャトル(製造)用です。

投稿するシャトル(製造)用のをお使いください。

今回はVerilogプロジェクトとします

E C TinyTapeout / ttihp-verilog-template		Q Type / to search
<> Code Issues Issues 	Actions 🗄 Projects 🕛 S	ecurity 🗠 Insights
G ttihp-verilog-template Public template		⊙ Watch 2 - ♀ Fork 19 -
		Existing forks \times
ᢞ main → ᢞ 2 Branches ा∿ 0 Tags	Q Go to fi	e You don't have any forks of this repository.
		+ Create a new fork
💮 urish ci(gds): add pdk parameter for precheck a	action ×	976b8df · 2 weeks ago 🕚 46 Commits
.devcontainer	chore: update tags for ttihp25b	3 weeks ago
.github/workflows	ci(gds): add pdk parameter for p	precheck action 2 weeks ago



2, GitHubをlocalにcloneする

・コミット可能な形でcloneしてください

E C noritsuna / ttihp25b-tt_um_norits	suna_CAN_CTRL		Q Type / to search			
<> Code 11 Pull requests () Actions	🗄 Projects 🛛 🎞 Wiki	🕑 Security 🗠	Insights 🕸 Settings			
G ttihp25b-tt_um_noritsuna_CAN forked from <u>TinyTapeout/ttihp-verilog-template</u>	J_CTRL (Public templa	ate 🔗 Pin	⊙ Watch 0 → 🔮 For	'k 0		Use this template 👻
양 main 👻 양 1 Branch 📀 0 Tags	ſ	Q Go to file	t + <> Co	de 🗸	About	ŝ
This branch is up to date with TinyTapeout/t	tihp-verilog-templat∈	Local	Codespaces		CAN Controller for Roc	:ket.
urish ci(gds): add pdk parameter for prec	check action	⊡ Clone HTTPS SSH G	itHub CLI	?	니 Readme ⁴ 과 Apache-2.0 license -^r Activity	
.devcontainer	chore: update t	git@github.com:nor	itsuna/ttihp25b-tt_um_no	Q	☆ 0 stars	
.github/workflows	ci(gds): add pd	Use a password-prote	cted SSH key.		양 0 forks	
.vscode	feat: add "surfe	🔛 Open with GitHub	Desktop		Polossos	
b docs	TT07 Verilog Pr	Download ZIP			No releases published	

3-1, info.yamlを書き換える

- Title
 - プロジェクトの名前
- Author
 - 自分の名前
- Discord

- Description
 - プロジェクトの説明
- Language
 - "Verilog"のままで

•利用したいクロック数を指定

- Clock_hz
- Discord ID (運営からの連絡用)

# Tiny Tapeout	project i	nformation
project:		
title:	••• ;	# Project title
author:	••• ;	# Your name
discord:	••• ;	# Your discord username, for communication and automatically assigning you a
description:	••• ;	# One line description of what your project does
language:	"Verilog	# other examples include SystemVerilog, Amaranth, VHDL, etc
clock_hz:	0	# Clock frequency in Hz (or 0 if not applicable)

3-2, info.yamlを書き換える

- tiles
 - 必要なサイズを選択
- Top_module
 - ttihp25b-tt_um_[username]_[projectname]のtt_以降
- Source_files
 - 使用するVerilogファイルをすべて列挙する(1行1ファイル)



3-3, info.yamlを書き換える

- 入力する場合はそれぞれのピン名 を入力します。
 - 空欄だとエラーとなります

The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins. # This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.). pinout: # Inputs ui[0]: "" ui[1]: "" ui[2]: "" ui[3]: "" ui[4]: "" ui[5]: "" ui[6]: "" # Outputs uo[0]: "" uo[1]: "" uo[2]: "" uo[3]: "" uo[4]: "" uo[5]: "" uo[6]: "" uo[7]: "" # Bidirectional pins uio[0]: "" uio[1]: "" uio[2]: "" uio[3]: "" uio[4]: "" uio[5]: "" uio[6]: "" uio[7]: "" # Do not change! yaml_version: 6

4-1, GitHub Actionsを有効にする

📃 🌔 noritsuna	/ ttihp25b-tt_um_noritsuna_CAN_CTRL		Q Type / to search
<> Code 🏦 Pull re	equests 🕑 Actions 🖽 Projects 🖽 Wi	ki 🛈 Security 🗠 Insights 🕸 Settings	
GitHub Pages source sav	ved.		
	谚 General	GitHub Pages	
	Access Access A: Collaborators D: Moderation options	<u>GitHub Pages</u> is designed to host your personal, organization, or project page Build and deployment Source	ges from a GitHub repository.
	Code and automation P Branches Tags Rules	GitHub Actions Best for using frameworks and customizing your build process	more about configuring the publishing
	 Actions Webhooks Environments 	Deploy from a branch Classic Pages experience Learn now to add a Jekyll theme to your site.	
	Codespaces	Custom domain Custom domains allow you to serve your site from a domain other than nori configuring custom domains.	tsuna.github.io. <u>Learn more about</u>

Security

Remov

4-2, GitHub Actionsを有効にする





Workflows aren't being run on this forked repository

Because this repository contained workflow files when it was forked, we have disabled them from running on this fork. Make sure you understand the configured workflows and their expected usage before enabling Actions on this repository.

I understand my workflows, go ahead and enable them

View the workflows directory

5, GitHub ActionsでGDSを実行する

- ・gdsを選択します
 - GDSが半導体製造のためのファイルとなります

noritsuna / ttihp25b-tt_um_no	ritsuna_CAN_CTRL	Q Type [] to search	
<> Code ়াঁ Pull requests 🕑 Actions	🗄 Projects 🕮 Wiki 😲 Security	🗠 Insights 🕸 Settings	
Actions Enabled.			×
Actions New workflow	All workflows		Q Filter workflow runs
All workflows	Showing runs from all workflows		
docs	0 workflow runs		Event - Status - Branch - Actor -
fpga			
gds			
test			
Management		©	
€/ Caches			
Attestations			
🗄 Runners		There are no workflow ru	ine vet
			ans yet.





😑 🧊 noritsuna / ttihp25b-tt_um_norit	tsuna_i4004				Q Type / to search		SIProp
<> Code 11 Pull requests Actions	🗄 Projects 🕮 Wiki 😲 Security	🗠 Insights	lo Settings				
← gds ✔ gds #13						Re-run all jobs	
G Summary	Manually triggered 11 minutes ago	Status	Total duration	Artifacts			
Jobs	😔 noritsuna 🗠 2195e90 🛛 main	Success	11m 38s	6			
 gds precheck gl_test viewer 	gds.yaml on: workflow_dispatch						
Run details	gds 10m 3	1s • •	🤣 precheck	58s			
💿 Usage			🥝 gl_test	50s			
			🥑 viewer	17s			

Routing stats

Utilisation (%)	Wire length (um)
50.586 %	25442

Cell usage by Category

Category	Cells	Count
Fill	decap fill	1216
Misc	ebufn dlygate4sd3	268
Combo Logic	<u>o21ai a22oi a221oi a21o a21oi</u>	177
Flip Flops	dfrbp	158
NOR	nor3 nor2 nor2b nor4 xnor2	109
Buffer	buf	103
Multiplexer	<u>mux2 mux4</u>	99
NAND	nand2b nand2 nand3b nand3 nand4	95
Inverter	inv	45
AND	and3 and2 and4	10
OR	or2 or3 xor2	7

1071 total cells (excluding fill and tap cells)



6, GitHub Actionsでtestを実行する

• GDSの実行ができていれば、エラーは出ません。

= 🧊 noritsuna / ttihp25b-tt_um_noritsu	ina_CAN_CTRL	Q Type / to sear	ch	8 • + •	
<> Code 11 Pull requests 🕑 Actions	Projects 🕮 Wiki 🕛 Security 🗠 I	nsights 🕸 Settin	gs		
 ← test ✓ Update info.yaml #3 					Re-run all jobs
 分 Summary Jobs ⊘ test 	Triggered via push 12 minutes ago	Status Success	Total duration 35s	Artifacts 1	
Run details ⓒ Usage ① Workflow file	test.yaml on: push				
					[] - +
	test summary				
	All tests passed 1 tests passed Job summary generated at run-time				
	Artifacts Produced during runtime				
	Name	Size	Digest		
		892 Bytes	sha256:33d	98fc1e3b7b165 ር밎	₹ 2

7, TinyTapeoutに提出(submit)する

- TinyTapeoutのHPから提出(submit)を行う
 - <u>https://app.tinytapeout.com/projects/create</u>
 - GitHubとTinyTapeoutのアカウントを紐づけられる
 - ここで、支払いも行われます

Tiny Tapeout

Submit your design to Tiny Tapeout



8bits Counter by AI

Repo: <u>https://github.com/noritsuna/tt04-tt_um_8bitcounter_AI</u> Tiles: 1x1 Shuttle: <u>Tiny Tapeout 04</u> You own this project.

Submissions

Create a new submission whenever you want to push a new revision of your project's <u>GDS file</u> to the shuttle. Each submission creates a pull request on the <u>Tiny Tapeout GitHub repo</u>. You can create as many submissions as you want, but only the most recent one will be used for the shuttle.

Submission created successfully!

Log:					\sim
 Creating commit on b 6097569513 Committed, hash = 00 Pull Request created https://github.com/Tiny Submission completed 	pranch projects/tt_u)f3a253. Creating Pu H successfully: Tapeout/tinytapeout H successfully!	um_noritsuna_ ull Request -04/pull/90	8bitcounter	AI-	
•					•
Time	Commit	Tiles	PR	Status	
Wed Sep 06 2023	4ddd8a76	1x1	<u>#90</u>	Open	

Tiny Tapeout 04

Your allocations

- You have purchased **1 tile** on Tiny Tapeout 04. Your projects currently are using **1 tile**.
- You have purchased **1 copy** of the Tiny Tapeout 04 PCB.

PREPURCHASE SPACE ON TINY TAPEOUT 04

Your projects

Project	Tiles	Status
8bits Counter by Al	1x1	Submitted
CREATE A NEW PROJECT		

8, TinyTapaoutに登録される

G Tiny Tapeout

Shuttle Status: Tiny Tapeout 04

llem	Total	Allocated	Paid	Available	Progress	
Tiles	350	115	115	235	-	32.9%
PCBs	200	67	67	103	_	33.5%

Shuttle Map

-	

Projects

Project	Thes	Status
shifter	1x1	Draft
Odd.even.softer	1x1	Submitted
The Bulls and Cows game	1x1	Submitted
Malrix Multiplier	1x1	Assigned 🔺
VC 16-NLCPU	1x2	Submitted
ToyTaccout 04 Factory Test	1x1	Submitted
Thy Tapeout 04 Loophack Test Module	1x1	Submitted
	4.45	A 1 1 1

	Tutoria H	1x2	Submitted
	Padoos	1x1	Submitted
	8 canel display**	1x1	Submitted
	Traffic Light	1x1	Submitted
	Model Rai way turntable colarity controller	1x1	Submitted
	Karpius-Strong String Synthesis	252	Submitted
	Logic Grout-1	1x1	Draft
	Han random number, penerator	1x1	Draft
	UART sharacter tx	1x1	Submitted
	Customizable UART siring tx	1x1	Submitted
<	8bits Counter by Al	1x1	Submitted

Copyright (C) 2023, Tiny Tapeout LTD. Revision 5090558 built at 2023-09-06T10:27:022.

>

ローカル環境 構築手順

- 毎回githubにアップロードして、ビルドを試すのでは開発効率 が非常に悪いです。
 - そこで、ローカルでビルド(GDS生成)をする方法を解説します。
- •環境
 - WSL上のUbuntu24.04
 - Docker Desktop for Windows

必要なソフトウェアをセットアップする

> sudo apt install python3.12-venv python3-tk librsvg2-bin pngquant make iverilog

•環境変数を設定する

export PDK_ROOT=~/ttsetup/pdk export PDK=sky130A

• 必要なプロジェクトをcloneする

> git clone https://github.com/[username]/ttsky25a-tt_um_[username]_[projectname] ~/ttsky25a-tt_um_[username]_[projectname] > cd ~/ttsky25a-tt_um_[username]_[projectname] > git clone -b ttsky25a https://github.com/TinyTapeout/tt-support-tools tt

Python環境を整備する

> mkdir ~/ttsetup > python3 -m venv ~/ttsetup/venv > source ~/ttsetup/venv/bin/activate > pip install -r ~/ttsky25a-tt_um_[username]_[projectname]/tt/requirements.txt > pip install openlane==2.2.9

- GDSを生成する
 - •二度目以降は環境変数の設定と下記のコマンドをすれば生成可能
 - source ~/ttsetup/venv/bin/activate
 - verilogファイルなどを追加した場合はcreate-user-configから実行すること

> cd ~/ttsky25a-tt_um_[username]_[projectname]
> ./tt/tt_tool.py --create-user-config

※Dockerが動いている必要がある

●GDSの生成
>./tt/tt_tool.py --harden
●ワーニングを出力
>./tt/tt_tool.py --print-warnings
●GDSをPNGで出力
>./tt/tt_tool.py --create-png

7, Local環境でTestを実行する

• テスト環境の構築と実行

> cd ~/ttsky25a-tt_um_[username]_[projectname] > cd test > pip install -r requirements.txt

● RTLテストの実行 > make -B

●ゲートレベルテストの実行 > TOP_MODULE=\$(cd..&&./tt/tt_tool.py --print-top-module) > cp../runs/wokwi/final/pnl/\$TOP_MODULE.pnl.v gate_level_netlist.v > make -B GATES=yes