

半導体製造
(TinyTapeout)に
挑戦しよう！
Sky130版

Noritsuna Imamura
noritsuna@ishi-kai.org



本日のメニュー

- 半導体製造 ≡ TinyTapeout とは？
- TinyTapeout の過去の作品例紹介
- TinyTapeout でテープアウト（半導体製造）までの工程を体験してみる

TinyTapeoutとは？

デジタル・デザインを実際のチップ上で製造することを、
これまで以上に簡単かつ安価に実現する教育プロジェクトです！
<https://tinytapeout.com/>

Tiny Tapeout 4


From idea to chip design
in minutes!



デジタル・デザインとは？

Verilogで書くことも可能

LOGIC GATES



プロジェクト（サービス）内容

設計ツール（EDAツール）

- デジタル
 - OpenLANE
- アナログ
 - 回路設計
 - xschem
 - シミュレーション
 - ngspice
 - レイアウト
 - klayout

仕様(Pin)

- I/O(デジタル)
 - Input 8pins
 - Output 8pins
 - In/Out 8pins
- Reset
- Clock 10MHz
- I/O(アナログ)
 - 8pins

お値段

- 半導体（区画+Pin）
+ 基板(\$100) + 送料
- 半導体(1区画ごと)
 - 1Tile(区画) = \$50
- Pin(1ピンごと)
 - デジタル：無料
 - アナログ
 - ~4ピン=\$40
 - 5~8ピン=\$100


回数

- リードタイム
 - 約半年
- およそ2~3か月に一回
 - Chiplgniteのペースによる

1区画（ユーザエリア）は？

- 1区画：167um x 108um
 - SkyWater130nmプロセス
 - TinyTapeout4は「**350分割**」
 - Chiplgniteのユーザエリア
「3.2mm x 3.1mm」

Shuttle Map



で？どのくらいってこと？？？

- i4004の利用セル（ゲート）数:1071
 - 空間的には半分しか使っていない
2000セルくらいが限界か？
 - ピンが上部にしかない（次のページ参照）
 - AutoRouterがあまり頭良くない

Routing stats

Utilisation (%)	Wire length (um)
50.586 %	25442


Cell usage by Category

Category	Cells	Count
Fill	decap fill	1216
Misc	ebufn dlygate4sd3	268
Combo Logic	o21ai a22oi a221oi a21o a21oi	177
Flip Flops	dfrbp	158
NOR	nor3 nor2 nor2b nor4 xnor2	109
Buffer	buf	103
Multiplexer	mux2 mux4	99
NAND	nand2b nand2 nand3b nand3 nand4	95
Inverter	inv	45
AND	and3 and2 and4	10
OR	or2 or3 xor2	7

1071 total cells (excluding fill and tap cells)


i4004

使用率：50%



PCBとは？

- プリント基板：これは初期モデル
 - U1にところに作られたASICが載る
- ユーザ用
 - 8 DIP switch inputs x 1
 - 6x2 Header Pins x 2(PMOD)
 - 7seg LED
- システム用
 - 9 DIP switch x 1
 - IDセレクト用
 - 3x2 Header Pins x 1
 - Debug?
 - Type-C port
 - Power Supply



Web設計ツールは？

<https://wokwi.com/projects/354858054593504257>

WOKWI SAVE SHARE Tiny Tapeout 5 Template by urish Docs

README.md


diagram.json

Library Manager


```
1 # Tiny Tapeout 5 Template Project
2
3 TinyTapeout is an educational project that makes it easier and cheaper
4 than ever to get your digital designs manufactured on a real chip.
5
6 Wokwi provides an easy way to create digital designs for Tiny Tapeout.
7 You create a design out of individual logic gates, and simulate them
8 with Wokwi to observe the result.
9
10 When your design is ready, you can submit it for manufacturing on a
11 physical chip with Tiny Tapeout.
12
13 To learn more, follow the tutorial at https://tinytapeout.com/digital\_design/
14
15 Note: when creating your own project, please replace this text with information
16 about your projects: what it does and how to use it.
17
```

Simulation

Description



Bidirectional I/O pins



Verilogで書くことも可能

過去の 作品例

- こちらにリンクがあります
 - https://tinytapeout.com/digital_design/
 - <https://tinytapeout.com/runs/>

WOKWI

SAVE

SHARE




Docs

SIGN IN

Simulation

Description






Simulation

Description

00:27.974 100%





This is a 12-bit basic PDP8 cpu - it doesn't have the extended arithmetic unit (so no multiply or divide). Included is an assembler (mostly for test). Bus interface is a 5-clock to get 12 bits of address and 12 bits of data through 8-bit interfaces. Address is 2 beats of 6 bits each, data is 3 beats of 4 bits each, I/O cycles have an extra beat



output bits

7 6 5 4 3 2 1 0

1 0 A A A A A A address hi

1 1 A A A A A A address lo

0 1 1 I I 4 2 1 IO cycle intro

either

0 0 0 0 - - - - read data high nibble

0 0 1 0 - - - - read data med nibble


0 1 0 0 - - - - read data low nibble

or

0 0 0 1 D D D D write data high nibble

0 0 1 1 D D D D write data med nibble


0 1 0 1 D D D D write data low nibble



How it works

Truth table with the game logic (hidden easter egg). The inputs are the positions of the farmer, wolf, goat and cabbage. The 7-segment display shows the status of the game (won or lost).

テープアウト
(半導体製造)
まで体験





使ってみた感想

- 作業日数
 - 4日間：土日を2回
- 何を作るのか？
 - ポイント：カッコいいことは考えない！
 - PCB無しもあるので、それをダイソーのアクセサリ作成キットでキーホルダーにするってのもあり！
 - 製造することを楽しもう！

1, GitHubテンプレートをforkする

- Githubのテンプレート

- Wokwi用

- <https://github.com/TinyTapeout/ttsky-wokwi-template>

- HDL(Verilog)用

- <https://github.com/TinyTapeout/ttsky-verilog-template>

※このテンプレートは、TinyTapeoutのSkyの2025年9月のシャトル（製造）用です。

投稿するシャトル（製造）用のお使いください。

今回はVerilogプロジェクトとします



TinyTapeout / **ttihp-verilog-template**

🔍 Type / to search

<> **Code**

🕒 Issues **1**

🔗 Pull requests

▶ Actions

📁 Projects

🛡 Security

📉 Insights

📄 **ttihp-verilog-template**

Public template

👁 Watch **2**

🍴 Fork **19**

🔗 main ▾

🔗 2 Branches

🏷 0 Tags

🔍 Go to file

Existing forks

You don't have any forks of this repository.

+ Create a new fork

 **urish** ci(gds): add pdk parameter for precheck action ✖

976b8df · 2 weeks ago 🕒 46 Commits

📁 .devcontainer

chore: update tags for ttihp25b

3 weeks ago

📁 .github/workflows

ci(gds): add pdk parameter for precheck action

2 weeks ago

TinyTapeout / ttihp-verilog-template

Code Issues 1 Pull requests Actions Projects Security Insights

Create a new fork

A fork is a copy of a repository. Forking a repository affecting the original project. [View existing forks.](#)

Required fields are marked with an asterisk (*).

Owner * / Repository name *


Copy the `main` branch only
Contribute back to TinyTapeout/ttihp-verilog-template by adding your own branch. [Learn more.](#)

プロジェクト名をつける
ttihp25b-
tt_um_[username]_[projectname]

Description (optional)
CAN Controller for Rocket.

2, GitHubをlocalにcloneする

- コミット可能な形でcloneしてください



3-1, info.yamlを書き換える

- Title
 - プロジェクトの名前
- Author
 - 自分の名前
- Discord
 - Discord ID (運営からの連絡用)
- Description
 - プロジェクトの説明
- Language
 - “Verilog”のまま
- Clock_hz
 - 利用したいクロック数を指定

```
# Tiny Tapeout project information
project:
  title:      ""      # Project title
  author:     ""      # Your name
  discord:    ""      # Your discord username, for communication and automatically assigning you a
  description: ""      # One line description of what your project does
  language:   "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:   0        # Clock frequency in Hz (or 0 if not applicable)
```

3-2, info.yamlを書き換える

- tiles
 - 必要なサイズを選択
- Top_module
 - ttihp25b-tt_um_[username]_[projectname]のtt_以降
- Source_files
 - 使用するVerilogファイルをすべて列挙する (1行1ファイル)

```
# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

# Your top module name must start with "tt_um_". Make it unique by including your github username:
top_module: "tt_um_example"

# List your project's source files here.
# Source files must be in ./src and you must list each source file separately, one per line.
# Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
source_files:
  - "project.v"
```

3-3, info.yamlを書き換える

- 入力する場合はそれぞれのピン名を入力します。
 - 空欄だとエラーとなります

```
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
```

4-1, GitHub Actionsを有効にする

The screenshot shows the GitHub repository settings page for a repository named 'noritsuna / ttihp25b-tt_um_noritsuna_CAN_CTRL'. The 'Settings' tab is selected and circled in red. The 'GitHub Pages' section is active, and the 'Build and deployment' subsection is expanded. The 'Source' dropdown menu is open, showing 'GitHub Actions' as the selected option, which is also circled in red. The 'Deploy from a branch' option is currently selected and has a checkmark. The 'GitHub Actions' option is described as 'Best for using frameworks and customizing your build process'. The 'Deploy from a branch' option is described as 'Classic Pages experience'. The 'Pages' option in the left sidebar is highlighted with a blue bar.

noritsuna / ttihp25b-tt_um_noritsuna_CAN_CTRL

Code Pull requests Actions Projects Wiki Security Insights **Settings**

GitHub Pages source saved.

General

Access

Collaborators

Moderation options

Code and automation

Branches

Tags

Rules

Actions

Webhooks

Environments

Codespaces

Pages

Security

GitHub Pages

GitHub Pages is designed to host your personal, organization, or project pages from a GitHub repository.

Build and deployment

Source

Deploy from a branch

GitHub Actions
Best for using frameworks and customizing your build process

Deploy from a branch
Classic Pages experience


Learn how to [add a Jekyll theme](#) to your site.

Custom domain

Custom domains allow you to serve your site from a domain other than `noritsuna.github.io`. [Learn more about configuring custom domains.](#)

Save Remove

4-2, GitHub Actionsを有効にする



The screenshot shows the GitHub interface for a repository named 'noritsuna / ttihp25b-tt_um_noritsuna_CAN_CTRL'. The 'Actions' tab is highlighted with a red circle. Below the navigation bar, a message states: 'Workflows aren't being run on this forked repository. Because this repository contained workflow files when it was forked, we have disabled them from running on this fork. Make sure you understand the configured workflows and their expected usage before enabling Actions on this repository.' A green button with the text 'I understand my workflows, go ahead and enable them' is circled in red. Below the button is a link that says 'View the workflows directory'.

noritsuna / ttihp25b-tt_um_noritsuna_CAN_CTRL

Code Pull requests **Actions** Projects Wiki Security Insights Settings

Workflows aren't being run on this forked repository


Because this repository contained workflow files when it was forked, we have disabled them from running on this fork. Make sure you understand the configured workflows and their expected usage before enabling Actions on this repository.

[I understand my workflows, go ahead and enable them](#)

[View the workflows directory](#)

5, GitHub ActionsでGDSを実行する

- gdsを選択します
 - GDSが半導体製造のためのファイルとなります



Actions

New workflow

All workflows

docs

fpga

gds

test

Management

Caches

Attestations

Runners

Usage metrics

Performance metrics

gds

gds.yaml

Filter workflow runs

0 workflow runs

This workflow has a workflow_dispatch event

ターゲットとなる Branch名を選択する

Run workflow

Use workflow from

Branch: main

Run workflow



This workflow has no runs yet.

Workflow run was successfully requested.

Actions

New workflow

gds

gds.yaml

Filter workflow runs

All workflows

docs

fpga

gds

test

Management

Caches

Attestations

0 workflow runs

Event Status Branch Actor

This workflow has a workflow_dispatch event trigger.

Run workflow

gds


gds #1: Manually run by noritsuna

main

now

In progress

生成中はクルクル
回転する



← gds

gds #13

Re-run all jobs

Summary


Jobs

- gds
- precheck
- gl_test
- viewer

Run details

- Usage
- Workflow file

Manually triggered 11 minutes ago	Status	Total duration	Artifacts
noritsuna <code>2195e90</code> <code>main</code>	Success	11m 38s	6




Routing stats

Utilisation (%)	Wire length (um)
50.586 %	25442

Cell usage by Category


Category	Cells	Count
Fill	decap fill	1216
Misc	ebufn dlygate4sd3	268
Combo Logic	o21ai a22oi a221oi a21o a21oi	177
Flip Flops	dfrbp	158
NOR	nor3 nor2 nor2b nor4 xnor2	109
Buffer	buf	103
Multiplexer	mux2 mux4	99
NAND	nand2b nand2 nand3b nand3 nand4	95
Inverter	inv	45
AND	and3 and2 and4	10
OR	or2 or3 xor2	7

1071 total cells (excluding fill and tap cells)



6, GitHub Actionsでtestを実行する

- GDSの実行ができていれば、エラーは出ません。



The screenshot displays the GitHub Actions interface for a workflow named "Update info.yaml #3". The workflow is shown as successful, triggered by a push to the main branch. The "test" job is highlighted, showing a successful status with a duration of 29 seconds. The job summary indicates that all tests passed (1 test passed). The artifacts section shows a file named "test-vcd" with a size of 892 Bytes and a SHA256 digest.

Summary

Triggered via push 12 minutes ago

Author	Status	Total duration	Artifacts
noritsuna pushed -> 4c7dbca main	Success	35s	1

Jobs

- test

Run details

- Usage
- Workflow file

test.yaml

on: push

test 29s

test summary

All tests passed
1 tests passed

Job summary generated at run-time


Artifacts

Produced during runtime

Name	Size	Digest
test-vcd	892 Bytes	sha256:33d98fc1e3b7b165...

7, TinyTapeoutに提出(submit)する

- TinyTapeoutのHPから提出(submit)を行う
 - <https://app.tinytapeout.com/projects/create>
 - GitHubとTinyTapeoutのアカウントを紐づけられる
 - ここで、支払いも行われます



8bits Counter by AI

Repo: https://github.com/noritsuna/tt04-tt_um_8bitcounter_AI

Tiles: 1x1

Shuttle: [Tiny Tapeout 04](#)

You own this project.

Submissions

Create a new submission whenever you want to push a new revision of your project's [GDS file](#) to the shuttle. Each submission creates a pull request on the [Tiny Tapeout GitHub repo](#). You can create as many submissions as you want, but only the most recent one will be used for the shuttle.

✓ Submission created successfully!

Log:

```
1 Creating commit on branch projects/tt_um_noritsuna_8bitcounter_AI-6097569513
2 Committed, hash = 00f3a253. Creating Pull Request...
3 Pull Request created successfully:
4 https://github.com/TinyTapeout/tinytapeout-04/pull/90
5 ✓ Submission completed successfully!
```

Time	Commit	Tiles	PR	Status
Wed Sep 06 2023	4ddd8a76	1x1	#90	Open

Tiny Tapeout 04

Your allocations

- ✓ You have purchased **1 tile** on Tiny Tapeout 04.
Your projects currently are using **1 tile**.
- ✓ You have purchased **1 copy** of the Tiny Tapeout 04 PCB.

PREPURCHASE SPACE ON TINY TAPEOUT 04

Your projects

Project	Tiles	Status
8bits Counter by AI	1x1	Submitted

CREATE A NEW PROJECT


8, TinyTapaoutに登録される



Shuttle Status: Tiny Tapeout 04

Item	Total	Allocated	Used	Available	Progress
Tiles	350	115	115	235	32.9%
PCBs	200	67	67	133	33.5%

Shuttle Map



Projects

Project	Tiles	Status
scr1le	1x1	Draft
Odd-even scr1le	1x1	Submitted
The Bulls and Cows game	1x1	Submitted
Matrix Multiplier	1x1	Assigned ▲
VC16x4 CPU	1x2	Submitted
TinyTapeout 04 Factory Test	1x1	Submitted
TinyTapeout 04 Lockback Test Module	1x1	Submitted
...

TuberkH	1x2	Submitted
Padlock	1x1	Submitted
Escape_displayC	1x1	Submitted
Traffic Light	1x1	Submitted
Model Railway turntable rotary controller	1x1	Submitted
Karplus-Strong String Synthesis	2x2	Submitted
Logic Circuit 1	1x1	Draft
13x1 random number generator	1x1	Draft
UART character tx	1x1	Submitted
Customizable UART string tx	1x1	Submitted
8bits Counter by AI	1x1	Submitted

一口力環境 構築手順



1, Local環境でGDSを生成する

- 毎回githubにアップロードして、ビルドを試すのでは開発効率が非常に悪いです。
 - そこで、ローカルでビルド（GDS生成）をする方法を解説します。
- 環境
 - WSL上のUbuntu24.04
 - Docker Desktop for Windows

2, Local環境でGDSを生成する

- 必要なソフトウェアをセットアップする

```
> sudo apt install python3.12-venv python3-tk librsvg2-bin pngquant make iverilog
```

3, Local環境でGDSを生成する

- 環境変数を設定する

```
export PDK_ROOT=~/.ttsetup/pdk  
export PDK=sky130A
```

4, Local環境でGDSを生成する

- 必要なプロジェクトをcloneする

```
> git clone https://github.com/[username]/ttsky25a-tt_um_[username]_[projectname]  
~/ttsky25a-tt_um_[username]_[projectname]  
> cd ~/ttsky25a-tt_um_[username]_[projectname]  
> git clone -b ttsky25a https://github.com/TinyTapeout/tt-support-tools tt
```

5, Local環境でGDSを生成する

- Python環境を整備する

```
> mkdir ~/ttsetup  
> python3 -m venv ~/ttsetup/venv  
> source ~/ttsetup/venv/bin/activate  
> pip install -r ~/ttsky25a-tt_um_[username]_[projectname]/tt/requirements.txt  
> pip install openlane==2.2.9
```

6, Local環境でGDSを生成する

- GDSを生成する
 - 二度目以降は環境変数の設定と下記のコマンドをすれば生成可能
 - `source ~/ttsetup/venv/bin/activate`
 - verilogファイルなどを追加した場合は`create-user-config`から実行すること

```
> cd ~/ttsky25a-tt_um_[username]_[projectname]  
> ./tt/tt_tool.py --create-user-config
```

※Dockerが動いている必要がある

○ GDSの生成

```
> ./tt/tt_tool.py --harden
```

○ ワーニングを出力

```
> ./tt/tt_tool.py --print-warnings
```

○ GDSをPNGで出力

```
> ./tt/tt_tool.py --create-png
```

7, Local環境でTestを実行する

- テスト環境の構築と実行

```
> cd ~/ttsky25a-tt_um_[username]_[projectname]
> cd test
> pip install -r requirements.txt
```

○RTLテストの実行

```
> make -B
```

○ゲートレベルテストの実行

```
> TOP_MODULE=$(cd .. && ./tt/tt_tool.py --print-top-module)
> cp ../runs/wokwi/final/pnl/$TOP_MODULE.pnl.v gate_level_netlist.v
> make -B GATES=yes
```